Clock and Data Recovery Circuit For High Speed Serial Communication, M.Sc. Thesis Sharif University of Technology ; Hajsadeghi, Khosroo (Supervisor)
Abstract
In this thesis, A novel approach for ¼-rate clock Phase Detector (PD) structure for Phase Locked Loop (PLL)-based Clock and Data Recovery (CDR) is proposed. In this approach, the retimed data is generated within the circuit and no extra circuit is needed. Another advantage of this topology is that the error and reference signals are independent of delay time through gates and no extra replica circuit is needed to compensate the delay. This topology results in a lower power circuit and smaller area for high speed application compared to conventional topologies
Cataloging briefClock and Data Recovery Circuit For High Speed Serial Communication, M.Sc. Thesis Sharif University of Technology ; Hajsadeghi, Khosroo (Supervisor)
Abstract
In this thesis, A novel approach for ¼-rate clock Phase Detector (PD) structure for Phase Locked Loop (PLL)-based Clock and Data Recovery (CDR) is proposed. In this approach, the retimed data is generated within the circuit and no extra circuit is needed. Another advantage of this topology is that the error and reference signals are independent of delay time through gates and no extra replica circuit is needed to compensate the delay. This topology results in a lower power circuit and smaller area for high speed application compared to conventional topologies
Find in contentBookmark |
|